PARIS Explained: A Method of Parallel Pattern Fault Simulation for Synchronous Sequential Circuits

نویسنده

  • Jonathan Harris
چکیده

Described is a method of parallel pattern fault simulation for synchronous sequential circuits that is based on parallel pattern single fault propagation for combinational circuits as described in [1]. This method of fault simulation was proposed in two independent works published in 1991 [2] and 1992 [3] that were a mere three months apart. In this paper this method shall be referred to as PARIS (PARallel Iterative Simulator) as it is known in [2]. The method exploits the inherent parallelism present in modern microprocessors to speed up fault simulation times using clever techniques and utilizing methods to lookahead during fault simulation to further decrease total simulation time.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Elec 7250 Sequential Parallel Fault Simulator

Fault simulators are used to determine which faults are detected by a test sequence. Designing fault simulators for sequential circuits is much more complicated than for combinational circuits because of the feedback and timing constraints. This report presents an overview of the sequential fault simulators and an at length analysis of two different asynchronous sequential parallel fault simula...

متن کامل

Design and Test of New Robust QCA Sequential Circuits

   One of the several promising new technologies for computing at nano-scale is quantum-dot cellular automata (QCA). In this paper, new designs for different QCA sequential circuits are presented. Using an efficient QCA D flip-flop (DFF) architecture, a 5-bit counter, a novel single edge generator (SEG) and a divide-by-2 counter are implemented. Also, some types of oscillators, a new edge-t...

متن کامل

Fast Fault Emulation for Synchronous Sequential Circuits

Current paper presents an approach to emulate fault simulation of sequential circuits on FPGA. Fault simulation is an important subtask in test pattern generation and it is frequently used throughout the test generation process. In the paper, we explain the problems associated to fault emulation for sequential circuits. Two alternative approaches are described, which can be considered as trade-...

متن کامل

ZAMBEZI: a parallel pattern parallel fault sequential circuit fault simulator

Sequential circuit fault simulators use the multiple bits in a computer data word to accelerate simulation. We introduce, and implement, a new sequential circuit fault simulator, a parallel pattern parallel fault simulator, ZAMBEZI, which simultaneously simulates multiple faults with multiple vectors in one data word. ZAMBEZI is developed by enhancing the control ow of existing parallel pattern...

متن کامل

New Fault Simulator for Large Synchronous Sequential Circuits

A fault simulator for large synchronous sequential circuits is presented in this paper. There are four key ideas to the fault simulator. 1) It uses the critical path tracing method to screen out the single event faults that need not map into equivalent stem faults. 2) It uses the single fault propagation method to map the traced single event faults into equivalent stem faults. 3) All the multip...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2004